

3D Stacked Technologies applied to Custom CMOS Image Sensors

A very solid reason to invest in differentiation


Rafael Romay

Executive Vice President & General Manager

Teledyne Vision Solutions
Aerospace & Defense

Eindhoven, the Netherlands

28 October 2025




Organized by projects: 2021004 Imagination (Penta)
2023022 Elevation (Xecs)
2024001 Entertain (Xecs)




3D stacked technology for CMOS image sensors

CMOS image sensors evolution

- CMOS technology has been replacing CCD in most applications during the last 20 years
- CMOS technology has enabled reducing the complexity of the cameras by bringing to the sensor:
 - Timing generation
 - Power biasing
 - ADC and control
- More and more functionality has been incorporated to CMOS sensors, up to the point that the pixel array is not the dominant fraction of the die size




Source: Teledyne Dalsa





3D stacked technology for CMOS image sensors

CMOS image sensors evolution



- 3D stacked sensors are an opportunity to bring more and more functionality into the CMOS image sensors in a cost-effective manner
- 3D stacked technology consists of vertically interconnecting the dice coming from different wafers




Organized by projects: 2021004 Imagination (Penta)
 2023022 Elevation (Xecs)
 2024001 Entertain (Xecs)



3D stacked technology for CMOS image sensors

What opportunities, performances, & functionalities are enabled by 3D stacking?

1. Increases fill factor (responsivity) for those pixels with in-pixel extra circuitry






Features	Benefits	Applications
<ul style="list-style-type: none"> Enable pixels with multiple memory nodes 	<ul style="list-style-type: none"> New HDR techniques, more efficient Reduces artefacts due to motion 	<ul style="list-style-type: none"> HDR applications 3D applications (ToF)
<ul style="list-style-type: none"> In-pixel connection and circuitry 	<ul style="list-style-type: none"> Embeds intelligence on-chip targeting multiple functions, from noise reduction to complete image-processing algorithms 	<ul style="list-style-type: none"> Event-driven vision sensor Scientific applications (low-noise)

3D stacked technology for CMOS image sensors

What opportunities, performances, & functionalities are enabled by 3D stacking?

2. Removes periphery circuits, reducing the die size




Features	Benefits	Applications
<ul style="list-style-type: none"> Reducing die size 	<ul style="list-style-type: none"> Reducing total size of the system Cost savings in high volume 	<ul style="list-style-type: none"> High-volume applications Endoscopy Camera miniaturization
<ul style="list-style-type: none"> Reducing periphery area 	<ul style="list-style-type: none"> Butted sensors 	<ul style="list-style-type: none"> X-Ray applications
<ul style="list-style-type: none"> Non-rectangular shapes 	<ul style="list-style-type: none"> Hexagonal/Octagonal devices, enabling large curved sensing surfaces 	<ul style="list-style-type: none"> AR, VR

3D stacked technology for CMOS image sensors

What opportunities, performances, & functionalities are enabled by 3D stacking?


3. Increases parallelism



Features	Benefits	Applications
<ul style="list-style-type: none"> Multi-tap readout 	<ul style="list-style-type: none"> Mitigation of bottleneck introduced by column-parallel ADCs 	<ul style="list-style-type: none"> High-speed image sensors
<ul style="list-style-type: none"> Multi sampling readout 	<ul style="list-style-type: none"> Noise reduction 	<ul style="list-style-type: none"> Scientific and low-noise sensors
<ul style="list-style-type: none"> Redundant circuitry 	<ul style="list-style-type: none"> Yield improvement Improved resilience 	<ul style="list-style-type: none"> Space sensors
<ul style="list-style-type: none"> Cluster control array 	<ul style="list-style-type: none"> Multi-exposure device 	<ul style="list-style-type: none"> HDR applications


3D stacked technology for CMOS image sensors

What opportunities, performances, & functionalities are enabled by 3D stacking?



4. Integrates new functions, leading to **Application-Specific Smart Sensors**

Features	Benefits	Applications
<ul style="list-style-type: none"> Spare area to include IPs 	<ul style="list-style-type: none"> Application-specific embedded functions Enables differentiation Relaxes requirements at system level 	<ul style="list-style-type: none"> Artificial intelligence Embedded systems on chip
<ul style="list-style-type: none"> Plug & Play IPs 	<ul style="list-style-type: none"> SERDES, MIPI interface On-chip micro-controllers/processors 	<ul style="list-style-type: none"> Ultra-compact systems Cost sensitive applications



An initiative by PENTA/XECS label projects ENTERTAIN, IMAGINATION and ELEVATION supported by AENEAS


Organized by projects: 2021004 Imagination (Penta)
2023022 Elevation (Xecs)
2024001 Entertain (Xecs)



3D stacked technology for CMOS image sensors

What opportunities, performances, & functionalities are enabled by 3D stacking?

5. Mixing processes and technologies



Features	Benefits	Applications
<ul style="list-style-type: none"> Logic in advance technology node 	<ul style="list-style-type: none"> Image processing High-speed SERDES 	<ul style="list-style-type: none"> Artificial Intelligence Embedded systems on chip High-speed imaging
<ul style="list-style-type: none"> Logic wafers dedicated for memories 	<ul style="list-style-type: none"> Image processing 	<ul style="list-style-type: none"> Artificial intelligence
<ul style="list-style-type: none"> Logic wafers for communication 	<ul style="list-style-type: none"> Optical and Rx communications 	<ul style="list-style-type: none"> Wireless, very high-speed sensor interfaces
<ul style="list-style-type: none"> 3 stacked layers (under development) 	<ul style="list-style-type: none"> Higher integration capabilities 	<ul style="list-style-type: none"> Concept Camera-on-Chip


Organized by projects: 2021004 Imagination (Penta)
2023022 Elevation (Xecs)
2024001 Entertain (Xecs)



3D stacked technology for CMOS image sensors

What opportunities, performances, & functionalities are enabled by 3D stacking?

6. Benefits from Back-Side Illumination technology



Features	Benefits	Applications
<ul style="list-style-type: none"> Lower RC time constant 	<ul style="list-style-type: none"> Increases the speed of control and readout lines 	<ul style="list-style-type: none"> High-speed image sensor
<ul style="list-style-type: none"> Increases number of output lines 	<ul style="list-style-type: none"> Allows to increase the output bandwidth 	<ul style="list-style-type: none"> High-speed image sensor
<ul style="list-style-type: none"> Improves fill factor 	<ul style="list-style-type: none"> Increases the sensitivity 	<ul style="list-style-type: none"> Machine vision, lowlight applications
<ul style="list-style-type: none"> UV sensitivity enhancement 	<ul style="list-style-type: none"> Reduces required emitted light (if active illumination) 	<ul style="list-style-type: none"> Scientific image sensors
<ul style="list-style-type: none"> Scattering structures +DTI 	<ul style="list-style-type: none"> NIR improvement and lower cross talk 	<ul style="list-style-type: none"> Scientific image sensors


3D stacked technology for CMOS image sensors

Process details & sensor floorplan

For BSI-stacked, wafers will consist of 2 layers: sensor wafer & logic wafer

Sensor wafer

Will contain mainly pixels, via areas to interconnect with the logic wafer and aluminum pads for bonding wires




Logic wafer

(Up to 8 metals, SRAM layer, DMOS or MIM for capacitors) contains all mixed-signal elements to operate the pixel, digitize, and output data


Process options:

- Epi Thickness maximizing QE in the wavelengths of interest
- Deep Trenches Isolation (DTI): full/partial or dual DTI
- TSV and/or Cu-to-Cu hybrid

Hybrid Bonding Platform




- Readout, pixel array selection, & interface circuitry
- Serialize the data & deliver to IO ports
- IO ESD protection included at this level
- Several technology options: 65nm & 40nm



3D stacked technology for CMOS image sensors



Ongoing developments at Teledyne e2v

Lince12M




- ✓ 3.2µm Global Shutter pixel BSI with DTI
- ✓ High frame rate thanks to a distributed, 2D array of ADCs and digital circuitry
- ✓ HDR feature in pixel
- ✓ On-chip digital pre-processing functions reducing computational power of further AI algorithms
- ✓ Only 235µm periphery area (PADs)

Layout



Applications


- ✓ Machine Vision
- ✓ ITS, HDR
- ✓ Medical



Organized by projects: 2021004 Imagination (Penta)

2023022 Elevation (Xecs)

2024001 Entertain (Xecs)



An initiative by PENTA/XECS label projects ENTERTAIN, IMAGINATION and ELEVATION supported by AENEAS



3D stacked technology for CMOS image sensors


Ongoing developments at Teledyne e2v

Ultra high-resolution sensor @100fps (STM)

- ✓ BSI thick EPI (NIR)
- ✓ +5Gbps CML ports
- ✓ Redundant digital circuitry to improve yield
- ✓ 2W Power consumption


High sensitivity 1.1mm² sensor (TPSCo)

- ✓ Low noise
- ✓ +100fps
- ✓ 40mW



65nm Technology


40nm Technology



Front side, single layer



3DS




An initiative by PENTA/XECS label projects ENTERTAIN, IMAGINATION and ELEVATION supported by AENEAS

Organized by projects: 2021004 Imagination (Penta)
 2023022 Elevation (Xecs)
 2024001 Entertain (Xecs)




3D stacked technology for CMOS image sensors

Very convenient for image sensor developments




3D stacked technology for CMOS image sensors

Very convenient for image sensor developments





BSI pixel design, performances, & technology such as full trenched DTI, scattering structures, multiple memory nodes are directly incorporated




Teledyne e2v currently has six projects under development & new opportunities coming



3D stacked technology with **three layers** is under development, offering even better functionalities, improvements, & optimizations, such as high density memories or DSP




3D stacked technology provides customers with maximum differentiation & enables new sensor families, targeted for specific applications



An initiative by PENTA/XECS label projects ENTERTAIN, IMAGINATION and ELEVATION supported by AENEAS

Organized by projects: 2021004 Imagination (Penta)
2023022 Elevation (Xecs)
2024001 Entertain (Xecs)





THANK YOU

An initiative by PENTA/XECS label projects ENTERTAIN, IMAGINATION and ELEVATION supported by AENEAS

